WM8950 datasheet(25/52 Pages) WOLFSON

25 / 52 page

Preliminary Technical Data

WM8950

PTD Rev 2.1 June 2005

ALC CLIP PROTECTION

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a

clip protection function. If the ADC input signal exceeds 87.5% of full scale (–1.16dB), the PGA gain

is ramped down at the maximum attack rate (as when ALCATK = 0000), until the signal level falls

below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled.

Note:

If ATK = 0000, then the clip protection circuit makes no difference to the operation of the ALC. It is

designed to prevent clipping when long attack times are used.

NOISE GATE

When the signal is very quiet and consists mainly of noise, the ALC function may cause “noise

pumping”, i.e. loud hissing noise during silence periods. The WM8950 has a noise gate function that

prevents noise pumping by comparing the signal level at the input pins against a noise gate

threshold, NGTH. The noise gate cuts in when:

Signal level at ADC [dB] < NGTH [dB] + PGA gain [dB] + Mic Boost gain [dB]

This is equivalent to:

Signal level at input pin [dB] < NGTH [dB]

The PGA gain is then held constant (preventing it from ramping up as it normally would when the

signal is quiet).

The table below summarises the noise gate control register. The NGTH control bits set the noise

gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 6dB steps.

Levels at the extremes of the range may cause inappropriate operation, so care should be taken with

set–up of the function. Note that the noise gate only works in conjunction with the ALC function.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

2:0

NGTH

000

Noise gate threshold:

000=-39dB

001=-45dB

010=-51db

… (6dB steps)

111=-81dB

R35

ALC Noise Gate

Control

NGATEN

Noise gate function enable

1 = enable

0 = disable

Table 15 ALC Noise Gate Control

GRAPHIC EQUALISER

A 5-band graphic EQ is provided, which can be applied to the ADC data under control of the

EQMODE register bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R18

EQ Control 1

EQMODE

0 = Equaliser applied to ADC data

1 = Equaliser bypassed

Table 16 EQ Select

WM8950 데이터시트(PDF) 25 Page - Wolfson Microelectronics plc

WM8950 데이터시트(HTML) 25 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

데이터시트 다운로드

링크 URL