WM9714CLGEFLSLASHV datasheet(24/120 Pages) CIRRUS

24 / 120 page

WM9714L

Rev 4.0

PLL REGISTER PAGE ADDRESS MAPPING

The clock division control bits SPLL[6:0] and the PLL fractional N division bits are accessed through

words to be accessed whilst the register address is set to 46h. This means that when register address

46h is selected a further 7 cycles of programming are required to set all of the page data bits. Control

bit allocation for these page addresses is described in Table 6.

PAGE

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

111

31:28

SPLL[6:4]

Clock division control bus SPLL[6:0]. Clock

divider reads this control word if PLL is

enabled. Bits [6:4] and [3:0] have the same

functionality

44h

[14:12]

and

[11:8]

respectively

110

27:24

SPLL[3:0]

101

23:22

Reserved

Reserved bits

21:20

K[21:0]

Sigma Delta Modulator control word for

fractional N division. Division resolution is

1/222

100

19:16

011

15:12

010

11:8

001

7:4

000

3:0

SPLL[3:0]

Table 6 Pager Control Bit Allocation

Powerdown for the PLL and internal clocks is via registers 26h and 3Ch (see Table 7).

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

26h

PR5

1 (Off)

Internal Clock Disable Control

1 = Disabled

0 = Enabled

3Ch

PLL

1 (Off)

PLL Disable Control

1 = Disabled

0 = Enabled

N.B. both PR5 and PLL must be asserted low before PLL is enabled

Table 7 PLL Powerdown Control

DIGITAL INTERFACES

The WM9714L

has two interfaces, a data and control AC’97 interface and a data only PCM interface.

The AC’97 interface is available through dedicated pins (SDATAOUT, SDATAIN, SYNC, BITCLK and

RESETB) and is the sole control interface with access to all data streams on the device except for the

Voice DAC. The PCM interface is available through the GPIO pins (PCMCLK, PCMFS, PCMDAC and

PCMADC) and provides access to the Voice DAC. It can also transmit the data from the Stereo ADC.

This can be useful, for example, to allow both sides of a phone conversation to be recorded by mixing

the transmit and receive paths on one of the ADC channels and transmitting it over the PCM interface.

WM9714CLGEFL/V 데이터시트(PDF) 24 Page - Cirrus Logic

WM9714CLGEFL/V 데이터시트(HTML) 24 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL