전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9544/PCBZ 데이터시트(PDF) 55 Page - Analog Devices

부품명 AD9544/PCBZ
상세설명  Quad Input, 10-Output, Dual DPLL, 1 pps Synchronizer and Jitter Cleaner
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9544/PCBZ 데이터시트(HTML) 55 Page - Analog Devices

Back Button AD9544/PCBZ Datasheet HTML 51Page - Analog Devices AD9544/PCBZ Datasheet HTML 52Page - Analog Devices AD9544/PCBZ Datasheet HTML 53Page - Analog Devices AD9544/PCBZ Datasheet HTML 54Page - Analog Devices AD9544/PCBZ Datasheet HTML 55Page - Analog Devices AD9544/PCBZ Datasheet HTML 56Page - Analog Devices AD9544/PCBZ Datasheet HTML 57Page - Analog Devices AD9544/PCBZ Datasheet HTML 58Page - Analog Devices AD9544/PCBZ Datasheet HTML 59Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 62 page
background image
Data Sheet
AD9544
Rev. 0 | Page 55 of 62
Multidevice Configuration Example
Consider two AD9544 devices (Device 1 and Device 2) that
share a single EEPROM, and assume both devices have a
common PLL0 configuration but differing PLL1 configurations.
A template for an EEPROM sequence that accomplishes this
configuration is shown in Table 33. The sequence relies on
conditional processing to differentiate between Device 1 and
Device 2. Therefore, the user must program the condition ID
of both devices prior to executing an EEPROM download.
Specifically, the user must program the EEPROM load condition
bit field of Device 1 with a condition ID of 1 and Device 2 with
a condition ID of 2.
Table 33. Template for a Multidevice EEPROM Sequence
Instructions
Comment
0x00 to 0x7F
A sequence of register transfer instructions
associated with the PLL0 configuration
common to both devices
0xB1
Apply Condition 1
0x00 to 0x7F
A sequence of register transfer instructions
associated with the PLL1 configuration
specific to Device 1
0xB0
Clear the condition map
0xB2
Apply Condition 2
0x00 to 0x7F
A sequence of register transfer instructions
associated with the PLL1 configuration
specific to Device 2
0xB0
Clear the condition map
0x80
Input/output update
0xFF
End of sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com