| 전자부품 데이터시트 검색엔진 |
|
SCD1284 데이터시트(PDF) 32 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
SCD1284 데이터시트(HTML) 32 Page - Intel Corporation |
|
32 / 176 page ![]() CD1284 — IEEE 1284-Compatible Parallel Interface Controller 32 Datasheet The serial data channels are made of ‘bit engines’ that off-load the task of receiving and transmitting each bit from the MPU. When receiving data and after processing a complete bit, the bit engines interrupt the MPU so that it can perform the next required task. For example, the MPU takes the bit and adds it to a character being assembled. When transmitting, it sends the bit engine the next bit of the character being transmitted. The MPU is not concerned with basic bit timing; this task is handled by the bit engines, leaving the MPU free to perform higher-level processing, such as detecting special characters. Figure 3. CD1284 Functional Block Diagram BUS INTERFACE AND DMA LOGIC PARALLEL PORT FIFO PARALLEL PORT LOGIC CONTROL STATE MACHINE INTERRUPT LOGIC MPU ROM RAM CHANNEL 2 LOGIC AND BIT TIMING CHANNEL 3 LOGIC AND BIT TIMING Figure 4. Internal Address Generation CHANNEL 2 REGISTERS CHANNEL 3 REGISTERS CPU ADDRESS ADDRESS GENERATION CAR RAM REGISTER ARRAY PARALLEL PORT REGISTERS (CHANNEL 0) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |