DSM2180F3 datasheet(35/63 Pages) STMICROELECTRONICS

부품명	DSM2180F3

상세설명	DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply)

PDF	63 Pages

Scroll/Zoom	100%

제조업체	STMICROELECTRONICS [STMicroelectronics]

홈페이지	http://www.st.com

Logo

35 / 63 page

35/63

DSM2180F3

Table 16. Drive Register Pin Assignment

Note: 1. NA = Not Applicable.

Figure 20. Port B Structure

Port B – Functionality and Structure

Port B can be configured to perform one or more

of the following functions:

MCU I/O Mode

CPLD Output – Macrocells McellAB7-McellAB0

can be connected to Port B. McellBC7-

McellBC0 can be connected to Port B or Port C.

CPLD Input – Via the Input Macrocells (IMC).

Open Drain/Slew Rate – pins PB3-PB0 can be

configured to fast slew rate, pins PB7-PB4 can

be configured to Open Drain Mode.

Drive

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Port B

Open

Drain

Open

Drain

Open

Drain

Open

Drain

Slew

Rate

Slew

Rate

Slew

Rate

Slew

Rate

Port C

Open

Drain

Open

Drain

Open

Drain

Open

Drain

Open

Drain

Open

Drain

Open

Drain

Open

Drain

Port D

NA1

Slew

Rate

Slew

Rate

Slew

Rate

DATA OUT

REG.

MACROCELL OUTPUTS

ENABLE PRODUCT TERM (.OE)

READ MUX

CPLD - INPUT

DIR REG.

Input

Macrocell

ENABLE OUT

DATA IN

OUTPUT

SELECT

OUTPUT

MUX

PORT B

DATA OUT

AI04906B

DSM2180F3 데이터시트(PDF) 35 Page - STMicroelectronics

DSM2180F3 데이터시트(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

데이터시트 다운로드

링크 URL