| 전자부품 데이터시트 검색엔진 |
|
DSM2180F3 데이터시트(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
DSM2180F3 데이터시트(HTML) 49 Page - STMicroelectronics |
|
49 / 63 page ![]() 49/63 DSM2180F3 Table 27. CPLD Combinatorial Timing Note: 1. Fast Slew Rate output available on PB3-PB0, and PD2-PD0. Symbol Parameter Conditions -90 Fast PT Alloc Turbo Off Slew Rate1 Unit Min Max tPD CPLD Input Pin/Feedback to CPLD Combinatorial Output 25 Add 2 Add 10 Sub 2 ns tEA CPLD Input to CPLD Output Enable 26 Add 10 Sub 2 ns tER CPLD Input to CPLD Output Disable 26 Add 10 Sub 2 ns tARP CPLD Register Clear or Preset Delay 26 Add 10 Sub 2 ns tARPW CPLD Register Clear or Preset Pulse Width 20 Add 10 ns tARD CPLD Array Delay Any Macrocell 16 Add 2 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |