전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M65818AFP 데이터시트(PDF) 10 Page - Renesas Technology Corp

부품명 M65818AFP
상세설명  Digital Amplifier Processor of S-Master Technology
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M65818AFP 데이터시트(HTML) 10 Page - Renesas Technology Corp

Back Button M65818AFP Datasheet HTML 6Page - Renesas Technology Corp M65818AFP Datasheet HTML 7Page - Renesas Technology Corp M65818AFP Datasheet HTML 8Page - Renesas Technology Corp M65818AFP Datasheet HTML 9Page - Renesas Technology Corp M65818AFP Datasheet HTML 10Page - Renesas Technology Corp M65818AFP Datasheet HTML 11Page - Renesas Technology Corp M65818AFP Datasheet HTML 12Page - Renesas Technology Corp M65818AFP Datasheet HTML 13Page - Renesas Technology Corp M65818AFP Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 39 page
background image
M65818AFP
Rev.1.00, Sep.04.2003, page 10 of 38
• Normal mode
The Normal is data input mode from CD,MD,DVD etc.
Input pins are DATA,BCK, and LRCK.
• External 8fs Data mode
In this mode, the 8fs rate data inputted from external device.
Input pins are EXDATAL,EXDATAR,EXBCK and EXWCK.
The data synchronized with the clock of EXBCK,EXWCK pins are inputted into EXDATAL,EXDATAR pins .
Selectable "Input for primary side synchronization" and "Input for secondary side synchronization"
by the serial control System1 mode bit21(EXMODE)
In the case of primary side synchronization, the data inputted to the Sampling Rate Converter block.
In the case of secondary side synchronization, the data inputted to Gain Control block.
• SACD-fsi mode
In this mode, SACD format data inputted.
Input pins are DSDL,DSDR,DSD128Fs and DSD64Fs.
The clock of a Down Sampling Filter is given from a *primary side, and down sampled data are
inputted into the Sampling Rate Converter block.
The data synchronized with the clock of DSD128Fs,DSD64Fs pins are inputted into DSDL,DSDR pins.
• SACD-fso mode
In this mode, SACD format data inputted.
Input pins are DSDL,DSDR,DSD128Fs and DSD64Fs.
The clock of a Down Sampling Filter is given from a *secondary side, and down sampled data are
inputted into the Gain Control block.
The data synchronized with the clock of DSD128Fs,DSD64Fs pins are inputted into DSDL,DSDR pins.
* primary clock: This clock means input side clock System of the sampling rate converter.
secondary clock: This clock means output side clock System of the sampling rate converter. The block after Sampling
Rate Converter ( Gain Control Block,
.∆Σ Block, and PWM Block) operate with secondary clock
"fsi", "fso", and "fs" are defined as follows in this data sheet.
fsi: The primary side Sampling Frequency
fso: The secondary side Sampling Frequency
fs: The sampling frequency which can be set as both by the side of primary and secondary .
(External 8fs Data , SACD Data etc.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com