 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
GD25Q127CFJS 데이터시트(PDF) 59 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
|||||||||||||||||||||||||||||
GD25Q127CFJS 데이터시트(HTML) 59 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
59 / 79 page  3.3V Uniform Sector Dual and Quad Serial Flash GD25Q127C 59 (T= -40 ℃~105℃, VCC=2.7~3.6V, CL=30pf, Low Power Mode) Symbol Parameter Min. Typ. Max. Unit. FC Serial Clock Frequency For: Fast Read (0BH), on 2.7V-3.6V power supply 104 MHz fC1 Serial Clock Frequency For: Dual Output (3BH), Quad Output (6BH), Dual I/O (BBH), Quad I/O (EBH), Quad I/O Word Fast Read (E7H), on 2.7V-3.0V power supply 70 MHz fC2 Serial Clock Frequency For: Dual Output (3BH), Quad Output (6BH), Dual I/O (BBH), Quad I/O (EBH), Quad I/O Word Fast Read (E7H), on 3.0V-3.6V power supply 80 MHz fR Serial Clock Frequency For: Read (03H), Read Manufacturer ID/device ID (90H), Read Identification (9FH) 60 MHz tCLH Serial Clock High Time 4.5 ns tCLL Serial Clock Low Time 4.5 ns tCLCH Serial Clock Rise Time (Slew Rate) 0.1 V/ns tCHCL Serial Clock Fall Time (Slew Rate) 0.1 V/ns tSLCH CS# Active Setup Time 5 ns tCHSH CS# Active Hold Time 5 ns tSHCH CS# Not Active Setup Time 5 ns tCHSL CS# Not Active Hold Time 5 ns tSHSL CS# High Time (Read/Write) 20 ns tSHQZ Output Disable Time 6 ns tCLQX Output Hold Time 1.0 ns tDVCH Data In Setup Time 2 ns tCHDX Data In Hold Time 2 ns tHLCH HOLD# Low Setup Time (Relative To Clock) 5 ns tHHCH HOLD# High Setup Time (Relative To Clock) 5 ns tCHHL HOLD# High Hold Time (Relative To Clock) 5 ns tCHHH HOLD# Low Hold Time (Relative To Clock) 5 ns tHLQZ HOLD# Low To High-Z Output 6 ns tHHQX HOLD# Low To Low-Z Output 6 ns tCLQV Clock Low To Output Valid 7 ns tWHSL Write Protect Setup Time Before CS# Low 20 ns tSHWL Write Protect Hold Time After CS# High 100 ns tDP CS# High To Deep Power-Down Mode 50 μs tRES1 CS# High To Standby Mode Without Electronic Signature Read 50 μs tRES2 CS# High To Standby Mode With Electronic Signature Read 50 μs tSUS CS# High To Next Command After Suspend 50 μs tRS Latency Between Resume And Next Suspend 100 μs tRST CS# High To Next Command After Reset (Except From Erase) 50 μs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
