 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AM186ED-20KC/W 데이터시트(PDF) 82 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM186ED-20KC/W 데이터시트(HTML) 82 Page - Advanced Micro Devices |
|
|
82 / 88 page  82 Am186ED/EDLV Microcontrollers PRELI M INARY D RA F T SWITCHING CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges Ready and Peripheral (20 MHz and 25 MHz) Notes: All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with CL =50 pF. For switching tests, VIL=0.45 V and VIH =2.4 V, except at X1 where VIH =VCC – 0.5 V. a This timing must be met to guarantee proper operation. b This timing must be met to guarantee recognition at the clock edge. SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Ready and Peripheral (33 MHz and 40 MHz) Notes: All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with CL =50 pF. For switching tests, VIL=0.45 V and VIH =2.4 V, except at X1 where VIH =VCC – 0.5 V. a This timing must be met to guarantee proper operation. b This timing must be met to guarantee recognition at the clock edge. Parameter Preliminary Preliminary Unit 20 MHz 25 MHz No. Symbol Description Min Max Min Max Ready and Peripheral Timing Requirements 47 tSRYCL SRDY Transition Setup Time(a) 10 10 ns 48 tCLSRY SRDY Transition Hold Time(a) 33 ns 49 tARYCH ARDY Resolution Transition Setup Time(b) 10 10 ns 50 tCLARX ARDY Active Hold Time(a) 44 ns 51 tARYCHL ARDY Inactive Holding Time 6 6 ns 52 tARYLCL ARDY Setup Time(a) 15 15 ns 53 tINVCH Peripheral Setup Time(b) 10 10 ns 54 tINVCL DRQ Setup Time(b) 10 10 ns Peripheral Timing Responses 55 tCLTMV Timer Output Delay 25 20 ns Parameter Preliminary Unit 33 MHz 40 MHz No. Symbol Description Min Max Min Max Ready and Peripheral Timing Requirements 47 tSRYCL SRDY Transition Setup Time(a) 85 ns 48 tCLSRY SRDY Transition Hold Time(a) 32 ns 49 tARYCH ARDY Resolution Transition Setup Time(b) 85 ns 50 tCLARX ARDY Active Hold Time(a) 43 ns 51 tARYCHL ARDY Inactive Holding Time 6 5 ns 52 tARYLCL ARDY Setup Time(a) 10 5 ns 53 tINVCH Peripheral Setup Time(b) 85 ns 54 tINVCL DRQ Setup Time(b) 85 ns Peripheral Timing Responses 55 tCLTMV Timer Output Delay 15 12 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
