SSD1306Z datasheet(21/65 Pages) ETC2

부품명	SSD1306Z

상세설명	128 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller

PDF	65 Pages

Scroll/Zoom	100%

제조업체	ETC2 [List of Unclassifed Manufacturers]

홈페이지

Logo

21 / 65 page

SSD1306

Rev 1.1

P 21/59

Apr 2008

Solomon Systech

Figure 8-8 : Definition of the Start and Stop Condition

Figure 8-9 : Definition of the acknowledgement condition

Please be noted that the transmission of the data bit has some limitations.

1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the “HIGH”

period of the clock pulse. Please refer to the Figure 8-10 for graphical representations. Except in start or

stop conditions, the data line can be switched only when the SCL is LOW.

2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.

Figure 8-10 : Definition of the data transfer condition

SDA

SCL

Data line is

stable

Change

of data

DATA OUTPUT

BY RECEIVER

DATA OUTPUT

BY TRANSMITTER

SCL FROM

MASTER

START

Condition

Clock pulse for acknowledgement

Non-acknowledge

Acknowledge

START condition

SDA

SCL

STOP condition

SDA

SCL

tHSTART

tSSTOP

SSD1306Z 데이터시트(PDF) 21 Page - List of Unclassifed Manufacturers