| 전자부품 데이터시트 검색엔진 |
|
ST7SB20J/US 데이터시트(PDF) 53 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7SB20J/US 데이터시트(HTML) 53 Page - STMicroelectronics |
|
53 / 154 page ![]() ST7232A 53/154 MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont’d) Bit 0 = OIF Oscillator interrupt flag This bit is set by hardware and cleared by software reading the MCCSR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0). 0: Timeout not reached 1: Timeout reached CAUTION: The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit. MCC BEEP CONTROL REGISTER (MCCBCR) Read/Write Reset Value: 0000 0000 (00h) Bit 7:2 = Reserved, must be kept cleared. Bit 1:0 = BC[1:0] Beep control These 2 bits select the PF1 pin beep capability. The beep output signal is available in ACTIVE- HALT mode but has to be disabled to reduce the consumption. Table 15. Main Clock Controller Register Map and Reset Values 70 00 00 0 0 BC1 BC0 BC1 BC0 Beep mode with fOSC2=8MHz 00 Off 01 ~2-KHz Output Beep signal ~50% duty cycle 10 ~1-KHz 1 1 ~500-Hz Address (Hex.) Register Label 76543 210 002Ch MCCSR Reset Value MCO 0 CP1 0 CP0 0 SMS 0 TB1 0 TB0 0 OIE 0 OIF 0 002Dh MCCBCR Reset Value 00000 0 BC1 0 BC0 0 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |