전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS5378 데이터시트(PDF) 6 Page - Cirrus Logic

부품명 CS5378
상세설명  Low-power Single-channel Decimation Filter
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5378 데이터시트(HTML) 6 Page - Cirrus Logic

Back Button CS5378 Datasheet HTML 2Page - Cirrus Logic CS5378 Datasheet HTML 3Page - Cirrus Logic CS5378 Datasheet HTML 4Page - Cirrus Logic CS5378 Datasheet HTML 5Page - Cirrus Logic CS5378 Datasheet HTML 6Page - Cirrus Logic CS5378 Datasheet HTML 7Page - Cirrus Logic CS5378 Datasheet HTML 8Page - Cirrus Logic CS5378 Datasheet HTML 9Page - Cirrus Logic CS5378 Datasheet HTML 10Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 86 page
background image
CS5378
DS639F1
6
1. GENERAL DESCRIPTION
The CS5378 is a single channel digital filter with
integrated system peripherals. Figure 1 illustrates a
simplified block diagram of the CS5378.
1.1 Digital Filter Features
Single channel decimation filter for CS5371
∆Σ
modulator.
Synchronous operation for simultaneous sam-
pling in multi-sensor systems.
-
Internal synchronization of digital filter
phase to an external SYNC signal.
Output word rates, including low bandwidth
rates.
-
Standard output rates: 4000, 2000, 1000,
500, 333, 250 SPS.
-
Low bandwidth rates: 200, 125, 100, 50,
40, 25, 20, 10, 5, 1 SPS.
Flexible digital filter configuration. (See Figure
2)
-
Cascaded SINC, FIR, and IIR filters with
selectable output stage.
-
Linear and minimum phase FIR low-pass
filter coefficients included.
-
3 Hz Butterworth IIR high-pass filter coef-
ficients included.
-
FIR and IIR coefficients programmable to
create a custom filter response.
Digital gain correction to normalize sensor
gain.
Digital offset correction and calibration.
-
Offset correction to remove measurement
Serial Interface
Decimation and
Filtering Engine
Modulator Data Interface
Test Bit Stream
Controller
Reset, Synchronization
TBSDATA
Time Break Controller
GPIO
General Purpose I/O
SYNC
MSYNC
TIMEB
GPIO5:PLL1
GPIO4:PLL0
GPIO3
GPIO2
GPIO1
GPIO0
GPIO6:PLL2
GPIO7:BOOT
RESET
CLK
MCLK
PLL, Clock Generation
Figure 1. CS5378 Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com