CS42432-DMZ datasheet(7/62 Pages) CIRRUS

7 / 62 page

DS673PP2

1.1

Digital I/O Pin Characteristics

Various pins on the CS42432 are powered from separate power supply rails. The logic level for each input

should adhere to the corresponding power rail and should not exceed the maximum ratings.

AUX_SCLK

Auxiliary Serial Clock (Output) - Serial clock for the Auxiliary serial audio interface.

AUX_SDIN

Auxiliary Serial Input (Input) - The CS42432 provides an additional serial input for two’s comple-

ment serial audio data.

AOUT1 +,-

AOUT2 +,-

AOUT3 +,-

AOUT4 +,-

AOUT5 +,-

AOUT6 +,-

20,19

21,22

24,23

25,26

28,27

29,30

Differential Analog Output (Output) - The full-scale differential analog output level is specified in

the Analog Characteristics specification table. Each positive leg of the differential outputs may also

be used single-ended.

N.C.

31,32

33,34

49,50

51,52

Not Connected - Do not connect.

AGND

35,48 Analog Ground (Input) -

Quiescent Voltage (Output) - Filter connection for internal quiescent reference voltage.

37,46 Analog Power (Input) - Positive power supply for the analog section.

AIN1 +,-

AIN2 +,-

AIN3 +,-

AIN4 +,-

39,38

41,40

43,42

45,44

Differential Analog Input (Input) - Signals are presented differentially to the delta-sigma modula-

tors. The full-scale input level is specified in the Analog Characteristics specification table.

FILT+

Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling cir-

cuits.

Power

Rail

Pin Name

SW/(HW)

I/O

Driver

Receiver

VLC

RST

Input

1.8 V - 5.0 V, CMOS

SCL/CCLK

(TEST)

Input

1.8 V - 5.0 V, CMOS, with Hysteresis

SDA/CDOUT

(TEST)

Input/

Output

1.8 V - 5.0 V, CMOS/Open Drain

1.8 V - 5.0 V, CMOS, with Hysteresis

AD0/CS

(MFREQ)

Input

1.8 V - 5.0 V, CMOS

AD1/CDIN

(TEST)

Input

1.8 V - 5.0 V, CMOS

VLS

MCLK

Input

1.8 V - 5.0 V, CMOS

LRCK

Input

1.8 V - 5.0 V, CMOS

SCLK

Input

1.8 V - 5.0 V, CMOS

ADC_SDOUT

(ADC3_SINGLE)

Input/

Output

1.8 V - 5.0 V, CMOS

DAC_SDIN

Input

1.8 V - 5.0 V, CMOS

AUX_LRCK

Output

1.8 V - 5.0 V, CMOS

AUX_SCLK

Output

1.8 V - 5.0 V, CMOS

AUX_SDIN

Input

1.8 V - 5.0 V, CMOS

Table 1. I/O Power Rails

CS42432-DMZ 데이터시트(PDF) 7 Page - Cirrus Logic

CS42432-DMZ 데이터시트(HTML) 7 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

데이터시트 다운로드

링크 URL