전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS61310 데이터시트(PDF) 5 Page - Cirrus Logic

부품명 CS61310
상세설명  T1 INE INTERFACE UNIT
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61310 데이터시트(HTML) 5 Page - Cirrus Logic

  CS61310 Datasheet HTML 1Page - Cirrus Logic CS61310 Datasheet HTML 2Page - Cirrus Logic CS61310 Datasheet HTML 3Page - Cirrus Logic CS61310 Datasheet HTML 4Page - Cirrus Logic CS61310 Datasheet HTML 5Page - Cirrus Logic CS61310 Datasheet HTML 6Page - Cirrus Logic CS61310 Datasheet HTML 7Page - Cirrus Logic CS61310 Datasheet HTML 8Page - Cirrus Logic CS61310 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
CS61310
DS440F1 FEB ‘03
5
ANALOG CHARACTERISTICS
(TA = -40
°Cto85°C; TV+, RV+ = 5.0 V ±5%; GND = 0 V)
Notes: 8. Using a 0.47 µF capacitor in series with the primary of a transformer recommended in the Applications
Section.
9. Pulse amplitude measured at the secondary side of the transformer across a 100
Ω load for line length
setting LEN2/1/0 = 0/1/0.
10. Pulse amplitude measured at the DSX-1 Cross-Connect for all line length settings from LEN2/1/0 =
0/1/1 to LEN2/1/0 = 1/1/1.
11. Assuming that jitter free clock is input to TCLK.
12. Not production tested. Parameters guaranteed by design and characterization.
13. Measured broadband through a 0.5
Ω resistor across the secondary of the transmitter transformer
during the transmission of an all ones data pattern.
14. Data decision threshold established after the receiver equalizer filters pulse overshoot and undershoot.
15. Jitter tolerance for 0 dB input signal level. Jitter tolerance increases at lower frequencies. See Figure 7.
16. See Receiver Jitter Tolerance Plot, Figure 7.
Parameter
Min
Typ
Max
Units
Transmitter
AMI Output Pulse Amplitudes
(Note 8)
T1, (FCC Part 68) (Note 9)
T1, DSX-1 (Note 10)
2.7
2.4
3.0
3.0
3.3
3.6
V
V
External Equalizer Pulse Amplitude
4.8
5.6
V
Transmitter Output Impedance
(Note 12)
Transformer turns ratio = 1:2
1.5
Ω
Transformer turns ratio = 1:1.5
FCC
DSX1
External Equalizer
44
44
44
Ω
Ω
Ω
Jitter Added by the Transmitter
(Notes 11,12)
10 Hz - 8 kHz
8 kHz - 40 kHz
10 Hz - 40 kHz
Broad Band
-
-
-
-
0.015
0.015
0.015
0.020
-
-
-
-
UI
UI
UI
UI
Power in 2 kHz band about 772 kHz
(Notes 8, 12)
12.6
15
17.9
dBm
Power in 2 kHz band about 1.544 MHz
(Notes 8, 12)
(referenced to power in 2 kHz band at 772 kHz)
-29
-38
-
dB
Positive to Negative Pulse Imbalance
(Notes 8, 12)
-
0.2
0.5
dB
Transmitter Short Circuit Current
(Notes 8, 13)
-
-
50
mA RMS
Receiver
RTIP/RRING Input Impedance
-
20k
-
Ω
Sensitivity Below DSX (0 dB = 3.0 V)
-40
30
-
-
-
-
dB
mV
Loss of Signal Threshold
-
-42
-
dB
Data Decision Threshold
(Notes 12,14)
T1, DSX-1
T1,(FCCPart68)
50
50
% of peak
% of peak
Allowable Consecutive Zeros before LOS
160
175
190
bits
Receiver Input Jitter Tolerance(Note 16)
T1:10 kHz - 100 kHz
(Note 12) 1 Hz
0.4
138
-
-
-
-
UI
UI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com