| 전자부품 데이터시트 검색엔진 |
|
CS61310 데이터시트(PDF) 13 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS61310 데이터시트(HTML) 13 Page - Cirrus Logic |
|
13 / 30 page ![]() CS61310 DS440F1 FEB ‘03 13 An address/command byte, shown in Figure 10, points to addresses 0x10 through 0x15 (address 0x10 shown), and precedes a data byte. The first bit of the address/command byte determines whether a read or a write is requested. The next six bits contain the address. The last bit is ignored. Data to the internal registers is input on the eight clock cycles immediately following the ad- dress/command byte. CS SC L K SD O CL K E = 0 SD I D6 D5 D4 D3 D2 D1 D0 D7 0 0 D7 D6 D5 D4 D3 D2 D1 D0 A ddre ss/C o m m a nd Byte D a ta Input/O utp u t 0 0 0 1 0 R/W Figure 10. Input/Output Timing (showing address 0x10) 7 6 5 4 3 210 ADDR Control Register 1 (CR1) TAOS LLOOP RLOOP LB02 LB01 CODER TAZ NLOOP LOS 0x10 R/W Control Register 2 (CR2) AIS RAMPLSE RSVD set to “0” LOOPDN LOOPUP RPWDN TxHIZ RSVD set to “0” 0x11 R/W Equalizer Gain (EQGAIN) X X X EQ4 EQ3 EQ2 EQ1 EQ0 0x12 R RAM Address (RAM) MSB - - --- - LSB 0x13 R/W Reserved Set to “0” 0 0 0 0 0 000 0x14 Table 3. Register Map |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |