 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DP83261AVF 데이터시트(PDF) 39 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83261AVF 데이터시트(HTML) 39 Page - National Semiconductor (TI) |
|
|
39 / 132 page  60 Control Information (Continued) Ring Event Mask Register 1 (REMR1) The Ring Event Mask Register 1 (REMR1) is used to mask bits in Register RELR1 If a bit in Register REMR1 is set to One the corresponding bit in Register RELR1 will be applied to the Interrupt Condition Register which can then be used to generate an interrupt to the CPU All bits in this register are set to Zero upon reset ACCESS RULES Address Read Write 13h Always Always REGISTER BITS D7 D6 D5 D4 D3 D2 D1 D0 LOCLM HICLM MYCLM RES RES RES MYBCN OTRBCN Bit Symbol Description D0 OTRBCN Other Beacon Mask This bit is used to mask RELR1OTRBCN D1 MYBCN My Beacon Mask This bit is used to mask RELR1MYBCN D2 – 4 RES Reserved D5 MYCLM My Claim Mask This bit is used to mask RELR1MYCLM D6 HICLM Higher Claim Mask This bit is used to mask RELR1HICLM D7 LOCLM Lower Claim Mask This bit is used to mask RELR1LOCLM 39 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
