ASL4501SHN

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2018. All rights reserved.

Product data sheet

Rev. 2 — 10 January 2018

35 of 43

NXP Semiconductors

ASL4501SHN

Four-phase boost converter

12. Dynamic characteristics

[1]

All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to

cover the specified temperature and power supply voltage range.

Table 46.

Dynamic characteristics

otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

DC-to-DC converter frequency

125

-

700

kHz

DC-to-DC converter frequency

accuracy

operating; trimmed

5-

+5

%

oscillator frequency

internal oscillator; untrimmed

130

-

250

MHz

target frequency for trimmed operation

-

180

-

MHz

start-up time

EN = HIGH until SPI write access

-

-

150

s

EN = HIGH until SPI read access

-

-

2000

s

Serial peripheral interface timing; pins CSB, SCLK, SDI and SDO

clock frequency ratio

-20 : 1

-

1

clock cycle time

250

-

-

ns

SPI enable lead time

50

-

-

ns

SPI enable lag time

50

-

-

ns

clock HIGH time

125

-

-

ns

clock LOW time

125

-

-

ns

data input set-up time

50

-

-

ns

data input hold time

50

-

-

ns

data output valid time

-

-

130

ns

chip select pulse width HIGH

250

-

-

ns

Gate driver

gate charge time

--30

ns

gate discharge time

--14

ns

Regulated voltage

start-up error time

-

2.5

-

ms

error detection time

for VGG during operation;

-31.5

-

s

output voltage filter time

for bit Vout1_ok and Vout2_ok;

-31.5

-

s

calibration time

bit VGG_ok = HIGH

-

-

10

ms