전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ASL4501SHN 데이터시트(PDF) 9 Page - NXP Semiconductors

부품명 ASL4501SHN
상세설명  Four-phase boost converter
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

ASL4501SHN 데이터시트(HTML) 9 Page - NXP Semiconductors

Back Button ASL4501SHN Datasheet HTML 5Page - NXP Semiconductors ASL4501SHN Datasheet HTML 6Page - NXP Semiconductors ASL4501SHN Datasheet HTML 7Page - NXP Semiconductors ASL4501SHN Datasheet HTML 8Page - NXP Semiconductors ASL4501SHN Datasheet HTML 9Page - NXP Semiconductors ASL4501SHN Datasheet HTML 10Page - NXP Semiconductors ASL4501SHN Datasheet HTML 11Page - NXP Semiconductors ASL4501SHN Datasheet HTML 12Page - NXP Semiconductors ASL4501SHN Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 43 page
background image
ASL4501SHN
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet
Rev. 2 — 10 January 2018
9 of 43
NXP Semiconductors
ASL4501SHN
Four-phase boost converter
8.2.1 Virtual phase configuration
The ASL4501SHN can generate up to four internal phases at up to two virtual outputs.
With the internal phase control enable registers, it can be selected, how many virtual
phases are generated for the individual virtual outputs.
Fig 5.
Mapping of virtual phases (V1_1 to V2_4) to physical phases (G1 to G4)
aaa-015305
V1_1
CONTROL
LOOP 1
FLEXIBLE
MAPPING
VIA
REGISTER
SETTINGS
CONTROL
LOOP 2
V1_2
V1_3
G1
G2
G3
G4
V1_4
V2_1
V2_2
V2_3
V2_4
Table 4.
Internal phase control enable for phase logic 1 (address 0Bh)
Bit
Symbol
Description
Value
Function
7 to 4 -
reserved
0000
reserved for future use: keep clear
3
EN_P4_1 phase 4 enabled
0
phase 4 is off
1
phase 4 is enabled
2
EN_P3_1 phase 3 enabled
0
phase 3 is off
1
phase 3 is enabled
1
EN_P2_1 phase 2 enabled
0
phase 2 is off
1
phase 2 is enabled
0
EN_P1_1 phase 1 enabled
0
phase 1 is off
1
phase 1 is enabled
Table 5.
Internal phase control enable for phase logic 2 (address 0Ch)
Bit
Symbol
Description
Value
Function
7 to 4 -
reserved
0000
reserved for future use: keep clear
3
EN_P4_2 phase 4 enabled
0
phase 4 is off
1
phase 4 is enabled
2
EN_P3_2 phase 3 enabled
0
phase 3 is off
1
phase 3 is enabled
1
EN_P2_2 phase 2 enabled
0
phase 2 is off
1
phase 2 is enabled
0
EN_P1_2 phase 1 enabled
0
phase 1 is off
1
phase 1 is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com