TLE9461ES datasheet(71/140 Pages) INFINEON

71 / 140 page

TLE9461ES

Lite CAN SBC Family

Interrupt Function

Datasheet

Rev.1.1

2019-09-27

Interrupt Function

10.1

Block and Functional Description

Figure 28 Interrupt Block Diagram

The interrupt is used to signalize special events in real time to the microcontroller. The interrupt block is

designed as a push/pull output stage as shown in Figure 28. An interrupt is triggered and the INTN pin is pulled

Low (active Low) for tINTN in SBC Normal and Stop Mode and it is released once tINTN is expired. The minimum

High-time of INTN between two consecutive interrupts is tINTND. An interrupt does not cause a SBC mode

change.

Two different interrupt classes could be selected via the SPI bit INT_ GLOBAL:

• Class 1 (wake interrupt - INT_ GLOBAL=0): all wake-up events stored in the wake status SPI registers

(WK_STAT_0 and WK_STAT_1 if GPIO is configured as WK) cause an interrupt. The wake sources are listed

below.

An interrupt is only triggered if the respective function is also enabled as a wake source (including GPIOx if

configured as a wake input).

– via CAN (wake-up)

–via the WK pin

–via TIMER

– via GPIO (if configured as WK input)

• Class 2 (global interrupt - INT_ GLOBAL=1): in addition to the wake-up events, all signalled failures stored

in the other status registers trigger an interrupt (the registers WK_LVL_STAT and FAM_PROD_STAT are

not generating interrupts

Note:

The errors that cause SBC Restart or SBC Fail-Safe Mode (VCC1_UV, WD_FAIL, VCC1_SC, TSD2_SAFE,

TSD2, FAILURE) are the exceptions of an INTN generation on status bits. Also the bits POR and

DEV_STAT_[1:0] will not generate interrupts.

Note:

During SBC Restart Mode the SPI is blocked and the microcontroller is in reset. Therefore the INTN is

not activated in SBC Restart Mode, which is the same behavior in SBC-Fail-Safe or Sleep Mode.

Interrupt logic

INT

Time

out

cc1

TLE9461ES 데이터시트(PDF) 71 Page - Infineon Technologies AG