VSC7440 datasheet(384/444 Pages) MICROSEMI

384 / 444 page

VCore-III System and CPU Interfaces

VMDS-10492 VSC7440 Datasheet Revision 4.2

367

The following table lists the available interrupt destinations in the device.

All interrupts, events, and indications inside in the interrupt controller are active high. If an interrupt

source supports polarity correction, it is applied before going into the interrupt controller. If an interrupt

destination supports polarity correction, it is applied after leaving the interrupt controller.

4.8.13.1 Interrupt Source Configuration

Interrupt sources are handled identically inside the interrupt controller. This section describes interrupt

source n, which refers to the bit index of that interrupt source in the INTR_* and DST_INTR_* registers.

The following illustration shows the logic associated with a single interrupt source.

Figure 130 •

Interrupt Source Logic

The current value of an interrupt source is available in INTR_RAW.INTR_RAW[n].

INTR_STICKY.INTR_STICKY[n] is set when the interrupt controller detects an interrupt. There are two

detection methods:

•

When INTR_TRIGGER.INTR_TRIGGER[n] is set to level-activated, the interrupt controller

continually sets INTR_STICKY.INTR_STICKY[n] for as long as the interrupt source is active.

•

When INTR_TRIGGER.INTR_TRIGGER[n] is set to edge-triggered, the interrupt controller only sets

INTR_STICKY.INTR_STICKY[n] when the interrupt source changes value.

•

When INTR_TRIGGER.INTR_TRIGGER[n] is set to falling-edge-triggered, the interrupt controller

only sets INTR_STICKY.INTR_STICKY[n] when the interrupt source changes from active to inactive

value.

•

When INTR_TRIGGER.INTR_TRIGGER[n] is set to rising-edge-triggered, the interrupt controller

only sets INTR_STICKY.INTR_STICKY[n] when the interrupt source changes from inactive to active

value.

Software can clear INTR_STICKY.INTR_STICKY[n] by writing 1 to bit n. However, the interrupt controller

will immediately set this bit again if the source input is still active (when INTR_TRIGGER is 0) or if it sees

a triggering event on the source input (when INTR_TRIGGER different from 0).

The interrupt source is enabled in INTR_ENA.INTR_ENA[n]. When INTR_STICKY.INTR_STICKY[n] is

set and the interrupt is enabled, the interrupt is indicated towards the interrupt destinations. For more

Table 273 •

Interrupt Destinations

Destination Name

Description

CPU0

Interrupt 0 to VCore-III CPU. This interrupt has replication index 0 in

DST_INTR_* registers.

CPU1

Interrupt 1 to VCore-III CPU. This interrupt has replication index 1 in

DST_INTR_* registers.

EXT_DST0

External interrupt destination 0. See External Interrupts. This interrupt has

replication index 2 in DST_INTR_* registers.

EXT_DST1

External interrupt destination 1. See External Interrupts. This interrupt has

replication index 3 in DST_INTR_* registers.

Filter Logic

00 Pass any.

01 Detect change.

10 Active to inactive.

11 Inactive to active.

INTR_TRIGGER.INTR_TRIGGER[n]

Interrupt Source n

Sticky

Hold interrupt

indication until

cleared by SW

INTR_STICKY.INTR_STICKY[n]

INTR_BYPASS.INTR_BYPASS[n]

INTR_ENA.INTR_ENA[n]

INTR_IDENT.INTR_IDENT[n]

To destination logic

AND

INTR_RAW.INTR_RAW[n]

VSC7440 데이터시트(PDF) 384 Page - Microsemi Corporation

VSC7440 데이터시트(HTML) 384 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL