VSC7440 datasheet(409/444 Pages) MICROSEMI

409 / 444 page

Electrical Specifications

VMDS-10492 VSC7440 Datasheet Revision 4.2

392

All SI signals comply with the specifications shown in the following table. The SI input timing

requirements are requested at the pins of the device.

Figure 140 •

SI_DO Disable Test Circuit

6.2.11

DDR SDRAM Interface

This section provides the AC characteristics for the DDR3 and DDR3L SDRAM interface.

The following illustration shows the DDR3/DDR3L SDRAM input timing diagram.

Figure 141 •

DDR SDRAM Input Timing Diagram

Table 311 •

SI Timing Specifications for Slave Mode

Parameter

Symbol Minimum

Maximum

Unit

Condition

Clock frequency

MHz

Clock cycle time

Clock time high

tW(CH)

Clock time low

tW(CL)

SI_DI setup time to clock

tSU(DI)

4ns

SI_DI hold time from clock

tH(DI)

4ns

Enable active before first clock

tLEAD

Enable inactive after clock (input cycle)1

tLAG1 is defined only for write operations to the device, not for read operations.

tLAG1

Enable inactive after clock (output cycle) tLAG2

See note2

The last rising edge on the clock is necessary for the external master to read in the data. The lag time depends on the necessary

hold time on the external master data input.

Enable inactive width

tW(EH)

SI_DO valid after clock

tV(C)

CL =30 pF.

SI_DO hold time from clock

tH(DO)

0ns

CL =0 pF.

SI_DO disable time3

Pin begins to float when a 300 mV change from the loaded VOH or VOL level occurs.

tDIS1

See Figure 139, page 391.

SI_DO disable time3

tDIS2

See Figure 139, page 391.

5 pF

3.3 V

From Output Under Test

500

tCLK

t90

DDR_UDQSn/DDR_LDQSn

DDR_UDQS/DDR_LDQS

DDR_DQ[15:0]

tDH

tDS

tDH

tDS

t90

VSC7440 데이터시트(PDF) 409 Page - Microsemi Corporation

VSC7440 데이터시트(HTML) 409 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL