전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8742GEDS/V 데이터시트(PDF) 35 Page - Cirrus Logic

부품명 WM8742GEDS/V
상세설명  24-bit 192 kHz DAC with Advanced Digital Filtering
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8742GEDS/V 데이터시트(HTML) 35 Page - Cirrus Logic

Back Button WM8742GEDS/V Datasheet HTML 31Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 32Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 33Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 34Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 35Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 36Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 37Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 38Page - Cirrus Logic WM8742GEDS/V Datasheet HTML 39Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 66 page
background image
WM8742
Rev 4.4
35
ZERO FLAG OUTPUT
The WM8742 has one zero flag output pin, ZFLAG (pin 21). The zero flag feature is only valid for
PCM data.
The WM8742 asserts Logic 1 on the ZFLAG pin when a sequence of more than 1024 zeros is input to
the chip. The default value is a logical AND of both left and right channels. Under software control,
the user can also set the zero flag pin to respond to either the left channel OR the right channel.
The zero flag pin can be used to control external muting circuits if required.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4
Volume Control
04h
6:5
ZEROFLR
[1:0]
00
Zero flag output:
00 = Pin assigned to logical AND of
LEFT and RIGHT channels
01 = Pin assigned to LEFT channel
10 = Pin assigned to RIGHT
channel
11 = ZFLAG disabled
Table 32 Zero Flag Output
ZFLAG FORCE HIGH CONTROL
It is possible to force the ZFLAG pin to Logic 1 by setting ZFLAG_HI=1 in R7. This is useful in
situations where an application processor may require manual control of an external mute circuit.
Setting ZFLAG_HI=0 will allow the ZFLAG pin to function as defined by ZFLAGLR[1:0].
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6
Mode Control 1
06h
7
ZFLAG_HI
0
ZFLAG Force High Control
0 = Normal operation
1 = Output Logic 1
Table 33 ZFLAG Force High Control
INFINITE ZERO DETECT
The IZD register configures the operation of the WM8742 analogue mute in conjunction with the zero
flag feature. Table 20 shows the interdependency of the MUTEB pin, the IZD register and the zero
flag.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4
Volume Control
04h
4
IZD
0
IZD control of analogue mute:
0 = Never analogue mute
1 = Analogue mute when ZFLAG
set
Table 20 Infinite Zero Detect Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com