| 전자부품 데이터시트 검색엔진 |
|
UPD16704 데이터시트(PDF) 11 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD16704 데이터시트(HTML) 11 Page - NEC |
|
11 / 14 page ![]() Data Sheet S15809EJ1V0DS 11 µµµµ PD16704 Switching Characteristics (TA = –30 to +85 °C, VDD1 = 3.3 V ±±±±0.3 V, VDD2 = 23 V, VEE1 = VEE2 = –10 V, VSS = 0 V) Parameter Symbol Condition MIN. TYP. MAX. Unit Driver Output Delay Time tPHL2 CL = 300 pF, CLK → On 800 ns tPLH2 800 ns tPHL3 CL = 300 pF, OE → On 800 ns tPLH3 800 ns DSOE tPHL4 800 ns Output Rise Time tTLH CL = 300 pF 1500 ns Output Fall Time tTHL 1500 ns Input Capacitance CI TA = 25°C 15 pF Timing Requirements (TA = –30 to +85 °C, VDD1 = 3.3 V ±±±±0.3 V, VDD2 = 23 V, VEE1 = VEE2 = –10 V, VSS = 0 V, tr = tf =20 ns (10 to 90%) ) Parameter Symbol Condition MIN. TYP. MAX. Unit Clock Pulse High Width PWCLK(H) 500 ns Clock Pulse Low Width PWCLK(L) 500 ns Enable Pulse Width PWOE OE 1000 ns Start Pulse Setup Time tSETUP1 STV ↑ → CLK ↑ 200 ns Start Pulse Hold Time tHOLD1 CLK ↑ → STV ↓ 200 ns Double Scan Setup Time tSETUP2 DS ↑ → CLK ↑ 200 ns Double Scan Hold Time tHOLD2 CLK ↑ → DS ↓ 200 ns Remark Unless otherwise specified, the input level is defined to be VIH = 0.8 VDD1, VIL = 0.2 VDD1. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |