 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STPMIC1 데이터시트(PDF) 110 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC1 데이터시트(HTML) 110 Page - STMicroelectronics |
|
|
110 / 140 page  6.5.12 Interrupt source register 2 (INT_SRC_R2) Table 59. INT_SRC_R2 7 6 5 4 3 2 1 0 BST_OVP BST_OCP SWOUT_OCP VBUSOTG_OCP BUCK4_OCP BUCK3_OCP BUCK2_OCP BUCK1_OCP R R R R R R R R Address: 0xB1 Type: read register Default: 0x00 Description: interrupt source register 2. Register is set to default on RSTn assertion. State bit is 1 as long as event source is active. [7] BST_OVP: overvoltage detection on Boost output 0: inactive 1: active [6] BST_OCP: Current limitation detection on Boost output 0: inactive 1: active [5] SWOUT_OCP: Current limitation detection on SWOUT 0: inactive 1: active [4] VBUSOTG_OCP: Current limitation detection on VBUSOTG 0: inactive 1: active [3] BUCK4_OCP: Current limitation detection on Buck4 0: inactive 1: active [2] BUCK3_OCP: Current limitation detection on Buck3 0: inactive 1: active [1] BUCK2_OCP: Current limitation detection on Buck2 0: inactive 1: active [0] BUCK1_OCP: Current limitation detection on Buck1 0: inactive 1: active STPMIC1 Interrupt registers DS12792 - Rev 7 page 110/140 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
