전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MC56F81663 데이터시트(PDF) 39 Page - NXP Semiconductors

부품명 MC56F81663
상세설명  DSC based on 32-bit 56800EX core
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MC56F81663 데이터시트(HTML) 39 Page - NXP Semiconductors

Back Button MC56F81663 Datasheet HTML 35Page - NXP Semiconductors MC56F81663 Datasheet HTML 36Page - NXP Semiconductors MC56F81663 Datasheet HTML 37Page - NXP Semiconductors MC56F81663 Datasheet HTML 38Page - NXP Semiconductors MC56F81663 Datasheet HTML 39Page - NXP Semiconductors MC56F81663 Datasheet HTML 40Page - NXP Semiconductors MC56F81663 Datasheet HTML 41Page - NXP Semiconductors MC56F81663 Datasheet HTML 42Page - NXP Semiconductors MC56F81663 Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 73 page
background image
9.3 ESD handling ratings
Although damage from electrostatic discharge (ESD) is much less common on these
devices than on early CMOS circuits, use normal handling precautions to avoid exposure
to static discharge. Qualification tests are performed to ensure that these devices can
withstand exposure to reasonable levels of static without suffering any permanent
damage.
A device is defined as a failure if after exposure to ESD pulses, the device no longer
meets the device specification. Complete DC parametric and functional testing is
performed as per the applicable device specification at room temperature followed by hot
temperature, unless specified otherwise in the device specification.
Table 5. ESD/Latch-up Protection
Characteristic1
Min
Max
Unit
Notes
ESD for Human Body Model (VHBM)
–2000
+2000
V
2
ESD for Charge Device Model (VCDM)
–500
+500
V
3
Latch-up current at TA= 85°C (ILAT) (V part)
–100
+100
mA
4
1. Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions
unless otherwise noted.
2. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body
Model (HBM).
3. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for
Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
4. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.
9.4 Voltage and current operating ratings
Table 6. Voltage and current operating ratings
Symbol
Description
Min.
Max.
Unit
VDD
Digital supply voltage
–0.3
3.8
V
IDD
Digital supply current
120
mA
VIO
IO pin input voltage
–0.3
VDD + 0.3
V
ID
Instantaneous maximum current single pin limit (applies to all
port pins)
–25
25
mA
VDDA
Analog supply voltage
VDD – 0.3
VDD + 0.3
V
10 General
General
MC56F81xxx, Rev. 1.1, 12/2020
NXP Semiconductors
39



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com