전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADAV803ASTZ 데이터시트(PDF) 17 Page - Analog Devices

부품명 ADAV803ASTZ
상세설명  Audio Codec for Recordable DVD
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADAV803ASTZ 데이터시트(HTML) 17 Page - Analog Devices

Back Button ADAV803ASTZ Datasheet HTML 13Page - Analog Devices ADAV803ASTZ Datasheet HTML 14Page - Analog Devices ADAV803ASTZ Datasheet HTML 15Page - Analog Devices ADAV803ASTZ Datasheet HTML 16Page - Analog Devices ADAV803ASTZ Datasheet HTML 17Page - Analog Devices ADAV803ASTZ Datasheet HTML 18Page - Analog Devices ADAV803ASTZ Datasheet HTML 19Page - Analog Devices ADAV803ASTZ Datasheet HTML 20Page - Analog Devices ADAV803ASTZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 56 page
background image
ADAV803
Rev. 0 | Page 17 of 56
le Rate
-
ecause
ital
atio,
f the clocks, which generate beat
Selecting a Samp
The output sample rate of the ADC is always ADC MCLK/256,
as shown in Figure 23. By default, the ADC modulator runs at
ADC MCLK/2. When the ADC MCLK exceeds 12.288 MHz,
the ADC modulator should be set to run at ADC MCLK/4.
This is achieved by setting the AMC (ADC Modulator Clock)
bit in the ADC Control Register 1. To compensate for the
reduced modulator clock speed, a different set of filters is used
in the decimator section ensuring that the sample rate remains
the same.
The AMC bit can also be used to boost the THD + N perform
ance of the ADC at the expense of dynamic range. The
improvement is typically 0.5 dB to 1.0 dB and works, b
selecting the lower modulator rate reduces the amount of dig
noise, improving THD + N, but reduces the oversampling r
therefore reducing the dynamic range by a corresponding
amount.
For best performance of the ADC, avoid using similar fre-
quency clocks from separate sources in the ADAV803. For
example, running the ADC from a 12.288 MHz clock connected
to MCLKI and using the PLL to generate a separate 12.288 MHz
he performance of the ADC.
clock for the DAC can reduce t
This is due to the interaction o
frequencies that can affect the charge on the switch capacitors
of the analog inputs.
WAIT FOR SAMPLE
WAIT FOR SAMPLE
WAIT FOR SAMPLE
DECREASE GAIN BY 0.5dB
AND WAIT ATTACK TIME
IS A RECOVERY
MODE ENABLED?
IS
GREATE
TH
SAMPLE
R THAN ATTACK
RESHOLD?
IS SAMPLE
ABOVE ATTACK
THRESHOLD?
ARE ALL
SAMPLES BELOW
RECOVERY
THRESHOLD?
HAS GAIN BEEN
FULLY RESTORED?
YES
YES
NO
YES
YES
YES
NO
NO
NORMAL RECOVERY
INCREASE GAIN BY 0.5dB
WAIT RECOVERY TIME
LIMITED RECOVERY
ATTACK MODE
IS SAMPLE
ABOVE ATTACK
THRESHOLD?
ARE ALL
SAMPLES BELOW
RECOVERY
THRESHOLD?
HAS GAIN BEEN
FULLY RESTORED?
IS GAINCNTR
AT MAXIMUM?
YES
NO
NO
YES
YES
YES
NO
NO
INCREASE GAIN BY 0.5dB
NO
INCREMENT
GAINCNTR
NO
NO
NO
HAS RECOVERY
TIME BEEN
REACHED?
HAS RECOVERY
TIME BEEN
REACHED?
Figure 26. ALC Flow Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com