전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ACE25AB400GFMLTH 데이터시트(PDF) 25 Page - ACE Technology Co., LTD.

부품명 ACE25AB400GFMLTH
상세설명  Serial NOR Flash Memory 4M bits 3.0V Dual I/O Serial Flash Memory with 4KB Uniform Sector
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ACE [ACE Technology Co., LTD.]
홈페이지  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE25AB400GFMLTH 데이터시트(HTML) 25 Page - ACE Technology Co., LTD.

Back Button ACE25AB400GFMLTH Datasheet HTML 21Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 22Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 23Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 24Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 25Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 26Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 27Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 28Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 29Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 37 page
background image
ACE25AB400G
Serial NOR Flash Memory 4M bits 3.0V Dual I/O Serial Flash Memory with 4KB Uniform Sector
VER 1.1
25
Program Security Registers (42H)
The Program Security Registers command is similar to the Page Program command. It allows from 1 to
256 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously
have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security
Registers command. The Program Security Registers command is entered by driving CS# Low, followed
by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is
driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the
Program Security Registers cycle is in progress, the Status Register may be read to check the value of
the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program
Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is
completed, the Write Enable Latch (WEL) bit is reset.
If the Security Registers Lock Bit (LB) is set to 1, the Security Registers will be permanently locked.
Program Security Registers command will be ignored.
Address
A23-A16
A15-A8
A7-A0
Security Registers 0
00H
00H
Byte Address
Security Registers 1
00H
01H
Byte Address
Figure23. Program Security Registers command Sequence Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com