24CS512 datasheet(12/66 Pages) MICROCHIP

12 / 66 page

24CS512

DS20005769C-page 12

 2018-2021 Microchip Technology Inc.

3.3.2

WORD ADDRESS BYTES

Two 8-bit word address bytes are transmitted to the

device immediately following the device address byte.

The first word address byte contains the eight Most

Significant bits (MSbs) of the 16-bit memory array word

address to specify which location in the EEPROM to

start reading or writing. When accessing the Security

address be set to a logic ‘0’, and the A11 and A10 bits

be set to ‘10b’, respectively. When accessing the

Configuration register, it is required that the A15 bit of

the first word address be set to a logic ‘1’, and the A11

and A10 bits be set to ‘10b’, respectively. Refer to

Table 3-3 for details.

Next, the second word address byte is sent to the

device, which provides the remaining eight bits of the

word address (A7 through A0). Refer to Table 3-4 for

details.

TABLE 3-3:

FIRST WORD ADDRESS BYTE

Memory Region

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

512-Kbit EEPROM

A15

A14

A13

A12

A11

A10

Security Register Read/Write

Lock Security Register

Configuration Register

TABLE 3-4:

SECOND WORD ADDRESS BYTE

Memory Region

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

512-Kbit EEPROM

Security Register Read/Write

Lock Security Register(1)

Configuration Register(1)

Note 1: When accessing the Configuration register or locking the Security register, the second word address byte

must be transmitted to the device, despite containing only don’t care values.

24CS512 데이터시트(PDF) 12 Page - Microchip Technology

24CS512 데이터시트(HTML) 12 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

데이터시트 다운로드

링크 URL