전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT25DF641A 데이터시트(PDF) 23 Page - Dialog Semiconductor

부품명 AT25DF641A
상세설명  64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual?밒/O Support
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DIALOG [Dialog Semiconductor]
홈페이지  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25DF641A 데이터시트(HTML) 23 Page - Dialog Semiconductor

Back Button AT25DF641A Datasheet HTML 19Page - Dialog Semiconductor AT25DF641A Datasheet HTML 20Page - Dialog Semiconductor AT25DF641A Datasheet HTML 21Page - Dialog Semiconductor AT25DF641A Datasheet HTML 22Page - Dialog Semiconductor AT25DF641A Datasheet HTML 23Page - Dialog Semiconductor AT25DF641A Datasheet HTML 24Page - Dialog Semiconductor AT25DF641A Datasheet HTML 25Page - Dialog Semiconductor AT25DF641A Datasheet HTML 26Page - Dialog Semiconductor AT25DF641A Datasheet HTML 27Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 58 page
background image
22
AT25DF641A [DATASHEET]
8793F–DFLASH–11/2017
9.2
Write Disable
The Write Disable command is used to reset the Write Enable Latch (WEL) bit in the Status Register to the Logical 0
state. With the WEL bit reset, all Byte/Page Program, erase, Protect Sector, Unprotect Sector, Sector Lockdown, Freeze
Sector Lockdown State, Program OTP Security Register, and Write Status Register commands will not be executed.
Other conditions can also cause the WEL bit to be reset; for more details, see Section 11.1.5, “WEL Bit” on page 37 in
“Status Register Commands” .
To issue the Write Disable command, the CS pin must first be asserted and then the opcode 04h must be clocked into
the device. No address bytes need to be clocked into the device, and any data clocked in after the opcode will be
ignored. When the CS pin is deasserted, the WEL bit in the Status Register will be reset to a Logical 0. The complete
opcode must be clocked into the device before the CS pin is deasserted, and the CS pin must be deasserted on an even
byte boundary (multiples of eight bits); otherwise, the device will abort the operation and the state of the WEL bit will not
change.
Figure 9-2. Write Disable
SCK
CS
SI
SO
MSB
23
1
0
00000100
67
5
4
Opcode
High-impedance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com