전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS650-40A 데이터시트(PDF) 4 Page - Integrated Circuit Systems

부품명 ICS650-40A
상세설명  ETHERNET SWITCH CLOCK SOURCE
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS650-40A 데이터시트(HTML) 4 Page - Integrated Circuit Systems

  ICS650-40A Datasheet HTML 1Page - Integrated Circuit Systems ICS650-40A Datasheet HTML 2Page - Integrated Circuit Systems ICS650-40A Datasheet HTML 3Page - Integrated Circuit Systems ICS650-40A Datasheet HTML 4Page - Integrated Circuit Systems ICS650-40A Datasheet HTML 5Page - Integrated Circuit Systems ICS650-40A Datasheet HTML 6Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 4 / 6 page
background image
ETHERNET SWITCH CLOCK SOURCE
MDS 650-40A B
4
Revision 121004
In te gr ated Circuit Systems 525 Ra ce Street, San Jose, CA 9512 6 tel (4 08) 297-1 201 www.icst.com
ICS650-40A
DC Electrical Characteristics
VDD=3.3 V ±5%, VDDOA = VDDOB= 3.3 V ±5% Ambient Temperature 0 to +70
°C
Note: 1. Nominal switching threshold is VDD/2.
AC Electrical Characteristics
VDD=3.3 V ±5%, VDDOA = VDDOB = 3.3 V ±5%, CL=10 pF Ambient Temperature 0 to +70° C
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Operating Voltage
VDD
3.15
3.45
V
Output Operating Voltage
VDDOA,B
2.375
3.45
V
Input High Voltage, ICLK
VIH
Note 1
VDD/2+0.5
V
Input Low Voltage, ICLK
VIL
Note 1
VDD/2-0.5
V
Input High Voltage, S1:S0:OE
VIH
2VDD
V
Input Low Voltage, S1:S0:OE
VIL
0.8
V
Output High Voltage
VOH
IOH = -12 mA,
3.3 V VDDO
2.0
V
Output Low Voltage
VOL
IOL = 12 mA, 3.3 V
VDDO
0.4
V
Operating Supply Current
IDD
No load
40
mA
IDD at Output Disable
Condition(OE low)
No load
16
mA
Short Circuit Current
IOS
Each output
±70
mA
Internal Pull-up Resistor
RPU
OE pin
300
k
Internal Pull-down Resistor
RPD
CLK outputs
300
k
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Input Frequency
25
MHz
Output Rise Time
tOR
20% to 80% of VDD
0.6
ns
Output Fall Time
tOF
80% to 20% of VDD
0.6
ns
Output Clock Duty Cycle
At VDD/2
40
49-51
60
%
Frequency Error
All clocks
0
ppm
Output to Output Skew
between clocks of the same
frequency
250
ps
Absolute Jitter, Short-term P-P
Variation from mean
±120
ps
Absolute Jitter, Short-term C-C
Variation from mean
±120
ps
Long-term Jitter
1000 clock cycles
600
ps



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com