전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8564A 데이터시트(PDF) 56 Page - NXP Semiconductors

부품명 PCF8564A
상세설명  Nano-power highly accurate RTC with integrated quartz crystal for automotive applications
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8564A 데이터시트(HTML) 56 Page - NXP Semiconductors

Back Button PCF8564A Datasheet HTML 52Page - NXP Semiconductors PCF8564A Datasheet HTML 53Page - NXP Semiconductors PCF8564A Datasheet HTML 54Page - NXP Semiconductors PCF8564A Datasheet HTML 55Page - NXP Semiconductors PCF8564A Datasheet HTML 56Page - NXP Semiconductors PCF8564A Datasheet HTML 57Page - NXP Semiconductors PCF8564A Datasheet HTML 58Page - NXP Semiconductors PCF8564A Datasheet HTML 59Page - NXP Semiconductors PCF8564A Datasheet HTML 60Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 86 page
background image
NXP Semiconductors
PCA2131
Nano-power highly accurate RTC with integrated quartz crystal for automotive applications
• The device that acknowledges must pull-down the SDA line during the acknowledge
clock pulse, so that the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times must be considered).
• A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Acknowledgment on the I2C-bus is illustrated in Figure 32.
mbc602
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from
master
Figure 32. Acknowledgment on the I2C-bus
7.16.2.5 I2C-bus protocol
After a start condition, a valid hardware address has to be sent to a PCA2131 device.
The appropriate I2C-bus slave address is 1010 011. The entire I2C-bus slave address
byte is shown in Table 87.
Slave address
7
0
Bit
MSB
6
5
4
3
2
1
LSB
1
0
1
0
0
1
1
R/W
Table 87. I2C slave address byte
The R/W bit defines the direction of the following single or multiple byte data transfer
(read is logic 1, write is logic 0).
For the format and the timing of the START condition (S), the STOP condition (P), and
the acknowledge (A) refer to the I2C-bus specification [3] and the characteristics table
(Table 92). In the write mode, a data transfer is terminated by sending a STOP condition.
aaa-041582
S
1
0
1
0 to n (data bytes
plus ACK)
0
0
1
1
0
A
A
A
P
S
slave address
write bit
register address
00h to 36h
acknowledge
from PCA2131
acknowledge
from PCA2131
acknowledge
from PCA2131
STOP
START
Figure 33. Bus protocol, writing to registers
PCA2131
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 1.0 — 26 July 2021
56 / 86



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com