DS31256 datasheet(154/183 Pages) MAXIM

부품명	DS31256

상세설명	256-Channel, High-Throughput HDLC Controller

PDF	183 Pages

Scroll/Zoom	100%

제조업체	MAXIM [Maxim Integrated Products]

홈페이지	https://www.maximintegrated.com/en.html

Logo

154 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

154 of 183

Bit 6/Local Bus Width (LBW)

0 = 16 bits

1 = 8 bits

Bits 8 to 11/Local Bus Arbitration Timer Setting (LAT0 to LAT3). These four bits determine the total time the

local bus seizes the bus when it has been granted in the arbitration mode (LARBE = 1). This period is measured

from LHLDA (

LBG) being detected to LBGACK inactive.

CONDITION

33MHz PCLK

25MHz PCLK

0000 = when granted, hold the bus for 32 LCLKs

0.97

µs

1.3

µs

0001 = when granted, hold the bus for 64 LCLKs

1.9

µs

2.6

µs

0010 = when granted, hold the bus for 128 LCLKs

3.9

µs

5.1

µs

0011 = when granted, hold the bus for 256 LCLKs

7.8

µs

10.2

µs

0100 = when granted, hold the bus for 512 LCLKs

15.5

µs

20.5

µs

1101 = when granted, hold the bus for 262,144 LCLKs

7.9ms

10.5ms

1110 = when granted, hold the bus for 524,288 LCLKs

15.9ms

21.0ms

1111 = when granted, hold the bus for 1,048,576 LCLKs

31.8ms

41.9ms

DS31256 데이터시트(PDF) 154 Page - Maxim Integrated Products

DS31256 데이터시트(HTML) 154 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL