| 전자부품 데이터시트 검색엔진 |
|
AS3977 데이터시트(PDF) 6 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3977 데이터시트(HTML) 6 Page - ams AG |
|
6 / 47 page ![]() www.austriamicrosystems.com/AS3977 Revision 3.6 6 - 47 AS3977 Data Sheet - P i n A s s i g n m e n t s CLK 6 SDI clock XTALIN 7 XTAL oscillator input, DC Level approximately 1 Volt, needs an DC Blocker in case of external clock XTALOUT 8 XTAL oscillator output, DC Level approximately 1 Volt VREGDIG 9 Voltage regulator2 (VRegDig) output, requires a capacitor with nominal 100 nF. VDD 10 Positive Power Pin Positive supply of digital part and voltage regulator2 (VRegDig) DATAIO 11 Digital CMOS level input Pin, SDI data input / output MCCLK 12 Micro controller clock output Digital output with variable driver strength VSS 13 GND Pin Negative supply of digital part Reserved 14 Must be connected to GND VCCPA 15 Positive Power Pin Positive supply of PA and voltage regulator VREGRF 16 Voltage regulator output to feed the RF Amplifier. For optimum performance a capacitor with nominal 1µF and 100 nF is recommended. GND 17 GND Power Pin Negative supply of analogue part (exposed paddle) Table 1. Pin Descriptions Pin Name Pin Number Type Description CLK VDD VDD VDD XTALOUT VDD VREGD IG DATAIO MC CCLK VREGR F VC CPA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |