| 전자부품 데이터시트 검색엔진 |
|
PCE85176AUG/DA 데이터시트(PDF) 34 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCE85176AUG/DA 데이터시트(HTML) 34 Page - NXP Semiconductors |
|
34 / 48 page ![]() PCE85176AUG All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved. Product data sheet Rev. 1 — 12 January 2015 34 of 48 NXP Semiconductors PCE85176AUG 4 × 40 LCD segment driver for Chip-On-Glass 14. Application information 14.1 Track resistance on the I2C-bus lines The SDA line of an I2C device is an open-drain output which therefore needs an external pull-up resistor (RPU). In Chip-On Glass (COG) applications, the track resistance (RITO) from the SDA pin to the SDA system line can be significant. For this reason, it is possible that the two resistances are forming a voltage divider. Such a divider could prevent that the acknowledge cycle generated by the PCE85176AUG can be interpreted as logic 0 by the master. To guarantee a valid LOW level, it is necessary that the RITO from the SDA pin to the SDA system line is minimized. The logic output voltage is calculated with Equation 6: (6) For further information on this topic, see Ref. 1 “AN10170”. (1) Includes track resistance RITO. Fig 26. Track resistances on the SDA and VSS line V O(log) R I(SDA) R I(VSS) + R PU R I(SDA) R I(VSS) ++ ------------------------------------------------------- V DD = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |