전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32WB10CC 데이터시트(PDF) 71 Page - STMicroelectronics

부품명 STM32WB10CC
상세설명  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® 5.2 radio solution
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB10CC 데이터시트(HTML) 71 Page - STMicroelectronics

Back Button STM32WB10CC Datasheet HTML 67Page - STMicroelectronics STM32WB10CC Datasheet HTML 68Page - STMicroelectronics STM32WB10CC Datasheet HTML 69Page - STMicroelectronics STM32WB10CC Datasheet HTML 70Page - STMicroelectronics STM32WB10CC Datasheet HTML 71Page - STMicroelectronics STM32WB10CC Datasheet HTML 72Page - STMicroelectronics STM32WB10CC Datasheet HTML 73Page - STMicroelectronics STM32WB10CC Datasheet HTML 74Page - STMicroelectronics STM32WB10CC Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 110 page
background image
DS13259 Rev 2
71/110
STM32WB10CC
Electrical characteristics
102
6.3.8
Wakeup time from Low-power modes and voltage scaling
transition times
The wakeup times given in Table 41 are the latency between the event and the execution of
the first user instruction.
The device goes in Low-power mode after the WFE (Wait For Event) instruction.
APB1
RTC
0.940
0.875
µA/MHz
I2C1 independent clock domain
1.95
3.90
I2C1 clock domain
3.75
4.10
LPTIM1 independent clock domain
1.95
2.90
LPTIM1 clock domain
3.45
3.60
TIM2
4.55
4.00
LPTIM2 clock domain
3.45
3.70
LPTIM2 independent clock domain
1.95
3.50
WWDG
0.350
0.625
All APB1 peripherals
15.5
16.0
APB2
AHB to APB2(3)
0.900
1.10
TIM1
6.25
6.10
USART1 independent clock domain
3.05
6.50
USART1 clock domain
6.25
5.50
SPI1
1.25
1.05
ADC1 independent clock domain
0.940
0.600
ADC1 clock domain
0.780
0.600
All APB2 on
14.5
15.5
All peripherals
48.5
45.0
1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
2. GPIOs consumption during read and write accesses.
3. The AHB to APB2 bridge is automatically active when at least one peripheral is ON on the APB2.
Table 40. Peripheral current consumption (continued)
Peripheral
Run
Low-power
run and Sleep
Unit
Table 41. Low-power mode wakeup timings(1)
Symbol
Parameter
Conditions
Typ
Max
Unit
tWUSLEEP
Wakeup time from
Sleep mode
to Run mode
-9
10
No. of
CPU
cycles
tWULPSLEEP
Wakeup time from
Low-power sleep mode
to Low-power run mode
Wakeup in Flash with memory in power-down
during low-power sleep mode (FPDS = 1 in
PWR_CR1) and with clock MSI = 2 MHz
910



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com