전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPC58NH84C3 데이터시트(PDF) 79 Page - STMicroelectronics

부품명 SPC58NH84C3
상세설명  SPC58 H Line - 32 bit Power Architecture automotive MCU Triple z4 cores 200 MHz, 10 MBytes Flash, HSM, ASIL-D
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC58NH84C3 데이터시트(HTML) 79 Page - STMicroelectronics

Back Button SPC58NH84C3 Datasheet HTML 75Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 76Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 77Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 78Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 79Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 80Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 81Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 82Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 147 page
background image
DS12304 Rev 5
79/147
SPC58EHx, SPC58NHx
Electrical characteristics
109
4.16
AC Specifications
All AC timing specifications are valid up to 150 °C, except where explicitly noted.
4.16.1
Debug and calibration interface timing
4.16.1.1
JTAG interface timing
Table 40. JTAG pin AC electrical characteristics
#
Symbol
C
Characteristic
Value(1),(2)
Unit
Min
Max
1tJCYC
CC D TCK cycle time
100
—
ns
2tJDC
CC T TCK clock pulse width
40
60
%
3tTCKRISE
CC D TCK rise and fall times (40%–70%)
—
3
ns
4tTMSS, tTDIS CC D TMS, TDI data setup time
5
—
ns
5tTMSH, tTDIH CC D TMS, TDI data hold time
5
—
ns
6tTDOV
CC D TCK low to TDO data valid
—
15(3)
ns
7tTDOI
CC D TCK low to TDO data invalid
0
—
ns
8tTDOHZ
CC D TCK low to TDO high impedance
—
15
ns
9tJCMPPW
CC D JCOMP assertion time
100
—
ns
10
tJCMPS
CC D JCOMP setup time to TCK low
40
—
ns
11
tBSDV
CC D TCK falling edge to output valid
—
600(4)
ns
12
tBSDVZ
CC D TCK falling edge to output valid out of high impedance
—
600
ns
13
tBSDHZ
CC D TCK falling edge to output high impedance
—
600
ns
14
tBSDST
CC D Boundary scan input valid to TCK rising edge
15
—
ns
15
tBSDHT
CC D TCK rising edge to boundary scan input invalid
15
—
ns
1. These specifications apply to JTAG boundary scan only. See Table 41 for functional specifications.
2. JTAG timing specified at VDD_HV_IO_MAIN = 4.0 to 5.5 V and max. loading per pad type as specified in the I/O section of the
datasheet.
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com