전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SPC58NH84C3 데이터시트(PDF) 104 Page - STMicroelectronics

부품명 SPC58NH84C3
상세설명  SPC58 H Line - 32 bit Power Architecture automotive MCU Triple z4 cores 200 MHz, 10 MBytes Flash, HSM, ASIL-D
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC58NH84C3 데이터시트(HTML) 104 Page - STMicroelectronics

Back Button SPC58NH84C3 Datasheet HTML 100Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 101Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 102Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 103Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 104Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 105Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 106Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 107Page - STMicroelectronics SPC58NH84C3 Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 147 page
background image
Electrical characteristics
SPC58EHx, SPC58NHx
104/147
DS12304 Rev 5
Figure 40. TxD Signal propagation delays
4.16.4.3
RxD
Table 55. TxD output characteristics
Symbol
C
Characteristic(1),(2)
Value
Unit
Min
Max
dCCTxAsym
CC D
Asymmetry of sending CC at 25 pF load
(= dCCTxD50% − 100 ns)
–2.45
2.45
ns
dCCTxDRISE25+dCCTxDFALL25 CC
D Sum of Rise and Fall time of TxD signal at the
output pin(3)
—9(4)
ns
D—
9(5)
dCCTxD01
CC D
Sum of delay between Clk to Q of the last FF
and the final output buffer, rising edge
—25
ns
dCCTxD10
CC D
Sum of delay between Clk to Q of the last FF
and the final output buffer, falling edge
—25
ns
1. TxD pin load maximum 25 pF.
2. Pad configured as VERY STRONG.
3. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire
temperature range of the device has been taken into account.
4. VDD_HV_IO = 5.0 V ± 10%, Transmission line Z = 50 ohms, tdelay = 1 ns, CL = 10 pF.
5. VDD_HV_IO = 3.3 V ± 10%, Transmission line Z = 50 ohms, tdelay = 0.6 ns, CL = 10 pF.
dCCTxD10
dCCTxD01
TxD
PE_Clk
*
* FlexRay Protocol Engine Clock
Table 56. RxD input characteristics
Symbol
C
Characteristic
Value
Unit
Min
Max
C_CCRxD
CC D Input capacitance on RxD pin
—
7
pF
uCCLogic_1
CC D Threshold for detecting logic high
35
70
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com