 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
FS5502 데이터시트(PDF) 10 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS5502 데이터시트(HTML) 10 Page - NXP Semiconductors |
|
|
10 / 113 page  NXP Semiconductors FS5502 High voltage PMIC with multiple SMPS and LDO aaa-033199 From VPRE ON SLOT_0 To NORMAL_M tslot SLOT_1 tslot SLOT_2 tslot SLOT_3 tslot SLOT_4 tslot SLOT_5 tslot SLOT_6 tslot Figure 5. Power sequencing (VREGx PWR_UP) Each regulator is assigned to a SLOT by OTP configuration using OTP_VB1S[2:0] for BUCK1, OTP_VB3S[2:0] for BUCK3, and OTP_LDO1S[2:0] for LDO1. The different soft start duration of the BUCKs and the LDO should be considered in the SLOT assignment to achieve the correct sequence. FS5502 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 27 October 2021 10 / 113 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
