 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
FS5502 데이터시트(PDF) 11 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS5502 데이터시트(HTML) 11 Page - NXP Semiconductors |
|
|
11 / 113 page  NXP Semiconductors FS5502 High voltage PMIC with multiple SMPS and LDO aaa-033200 VSUP1,2 VSUP > VSUP_uvh WAKE12VIH VBOS_uvh VPRE_uvh and VPRE_soft_start complete 250 µs 250 µs WAKE1 or WAKE2 VBOS VPRE SLOT_0 SLOT_1 SLOT_2 SLOT_6 PGOOD RSTB Figure 6. Power up sequence example The FS5502_OTP_Mapping file used to generate the OTP configuration of the device draws the power up sequence of an OTP configuration in the OTP_conf_summary sheet. 8.5 Debug mode The FS5502 enter in Debug mode with the sequence described in Figure 7: 1. DBG pin = VDBG and VSUP > VSUP_UVH 2. WAKE1 or WAKE2 > WAKE12VIH VDBG and VSUP can come up at the same time as long as WAKE1 or WAKE2 comes up the last. FS5502 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 27 October 2021 11 / 113 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
