| 전자부품 데이터시트 검색엔진 |
|
AD9986 데이터시트(PDF) 10 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9986 데이터시트(HTML) 10 Page - Analog Devices |
|
10 / 37 page ![]() Data Sheet AD9986 SPECIFICATIONS analog.com Rev. 0 | 10 of 37 Table 12. JESD204 Transmitter Electrical Specifications Parameter Test Conditions/Comments Min Typ Max Unit Standards Compliance JESD204B and JESD204C Differential Output Voltage Maximum strength 675 mV p-p Differential Termination Impedance 80 108 120 Ω Rise Time, tR 20% to 80% into 100 Ω load 18 ps Fall Time, tF 20% to 80% into 100 Ω load 18 ps SYNCxINB± INPUT1 Where x = 0 or 1 Logic Compliance LVDS Differential Input Voltage 240 0.7 1900 mV p-p Input Common-Mode Voltage DC-coupled 0.675 2 V RIN (Differential) 18 kΩ Input Capacitance (Differential) 1 pF SYNCxINB+ INPUT CMOS input option Refer to the CMOS Pin Specifications section 1 IEEE 1596.3 standard LVDS compatible. Table 13. SYSREF Electrical Specifications Parameter Test Conditions/Comments Min Typ Max Unit SYSREF+ AND SYSREF− INPUTS Logic Compliance LVDS/LVPECL1 Differential Input Voltage 0.7 1.9 V p-p Input Common-Mode Voltage Range DC-coupled 0.675 2 V Input Reference, RIN (Differential) 100 Ω Input Capacitance (Differential) 1 pF 1 LVDS means low voltage differential signaling and LVPECL means low voltage positive/pseudo emitter-coupled logic. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |