전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADPA7008AEHZ-R7 데이터시트(PDF) 6 Page - Analog Devices

부품명 ADPA7008AEHZ-R7
상세설명  20 GHz to 54 GHz, GaAs, pHEMT, MMIC, 31 dBm (1 W) Power Amplifier
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADPA7008AEHZ-R7 데이터시트(HTML) 6 Page - Analog Devices

Back Button ADPA7008AEHZ-R7 Datasheet HTML 2Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 3Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 4Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 5Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 6Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 7Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 8Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 9Page - Analog Devices ADPA7008AEHZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
Data Sheet
ADPA7008
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. 0 | 6 of 28
Figure 2. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 2, 12, 13
VDD1 to VDD4 Drain Biases for the Amplifier. External bypass capacitors of 4.7 µF, 0.01 µF, and 100 pF are required for these pins. See Figure 9 for the
interface schematic.
3, 5, 9, 11
NIC
Not Internally Connected. The NIC pins have no internal connections.
4, 10
VGG1, VGG2
Amplifier Gate Controls. External bypass capacitors of 4.7 µF, 0.01 µF, and 100 pF are required for these pins. Adjust VGG1 from −1.5 V to
−0.4 V to achieve the desired IDQ. See Figure 7 for the interface schematic .
6, 8, 15, 17
GND
Ground Pins. Connect the GND pins to RF and dc ground.
7
RFIN
RF Signal Input. The RFIN pin is ac-coupled and matched to 50 Ω. See Figure 6 for the interface schematic.
14
VDET
Detector Diode Used for Measuring the RF Output Power. Detection via the VDET pin requires the application of a dc bias voltage
through an external series resistor. Used in combination with VREF, the difference detector voltage, VREF − VDET, is a temperature
compensated dc voltage proportional to the RF output power (POUT). See Figure 5 for the interface schematic.
16
RFOUT
RF Signal Output. The RFOUT pin is ac-coupled and matched to 50 Ω. See Figure 8 for the interface schematic.
18
VREF
Reference Diode Voltage. Use the VREF pin for temperature compensation of the VDET RF POUT measurements. Used in combination
with VDET, this voltage provides temperature compensation to the VDET RF POUT measurements. See Figure 4 for the interface
schematic.
EPAD
Exposed Pad. The exposed pad must be connected to RF and dc ground
INTERFACE SCHEMATICS
GND
Figure 3. GND Interface Schematic
VREF
Figure 4. VREF Interface Schematic
VDET
Figure 5. VDET Interface Schematic
RFIN
Figure 6. RFIN Interface Schematic
VGG1,
VGG2
Figure 7. VGG1, VGG2 Interface Schematic
RFOUT
Figure 8. RFOUT Interface Schematic
VDD1 TO VDD4
Figure 9. VDD1 to VDD4 Interface Schematic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com