ATAR080 datasheet(8/68 Pages) ATMEL

8 / 68 page

ATAR080

4675D–4BMCU–12/04

Figure 8. Interrupt Handling

Interrupt Processing

In order to be able to process eight interrupt levels, the MARC4 contains an interrupt

controller with two 8-bit wide “interrupt pending” and “interrupt active” registers. The

interrupt controller samples all interrupt requests during every non-I/O instruction cycle

and latches these in the interrupt pending register. If no higher priority interrupt is

present in the interrupt active register, it signals the CPU to interrupt the current pro-

gram execution. If the interrupt enable bit is set, the processor enters an interrupt

acknowledge cycle. During this cycle a short call (SCALL) instruction to the service rou-

tine is executed and the current PC is saved on the return stack. An interrupt service

routine is completed with the RTI instruction. This instruction resets the corresponding

bits in the interrupt pending/active register and fetches the return address from the

return stack to the program counter. When the interrupt enable flag is reset (triggering of

interrupt routines are disabled), the execution of new interrupt service routines is inhib-

ited but not the logging of the interrupt requests in the interrupt pending register. The

execution of the interrupt is delayed until the interrupt enable flag is set again. Note that

interrupts are only lost if an interrupt request occurs while the corresponding bit in the

pending register is still set (i.e., the interrupt service routine is not yet finished).

Interrupt Latency

The interrupt latency is the time from the occurrence of the interrupt to the interrupt ser-

vice routine being activated. This is extremely short (taking between 3 to 5 machine

cycles depending on the state of the core).

INT5 active

INT7 active

INT2 pending

SWI0

INT2 active

INT0 pending

INT0 active

INT2

RTI

INT5

INT3 active

INT3

RTI

INT7

Time

Main/

Autosleep

Main/

Autosleep

RTI

ATAR080 데이터시트(PDF) 8 Page - ATMEL Corporation

ATAR080 데이터시트(HTML) 8 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

데이터시트 다운로드

링크 URL