전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8940CGEFL/V 데이터시트(PDF) 22 Page - Cirrus Logic

부품명 WM8940CGEFL/V
상세설명  Mono CODEC with Speaker Driver
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8940CGEFL/V 데이터시트(HTML) 22 Page - Cirrus Logic

Back Button WM8940CGEFL/V Datasheet HTML 18Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 19Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 20Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 21Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 22Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 23Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 24Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 25Page - Cirrus Logic WM8940CGEFL/V Datasheet HTML 26Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 88 page
background image
WM8940
22
Rev 4.4
INPUT PGA VOLUME CONTROL
The input microphone PGA has a gain range from -12dB to +35.25dB in 0.75dB steps. The gain from
the MICN input to the PGA output and from the AUX amplifier to the PGA output are always common
and controlled by the register bits INPPGAVOL[5:0]. These register bits also affect the MICP pin
when MICP2INPPGA=1.
When the Automatic Level Control (ALC) is enabled the input PGA gain is then controlled
automatically and the INPPGAVOL bits should not be used.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R45
Input PGA
volume
control
7
INPPGAZC
0
Input PGA zero cross enable:
0=Update gain when gain register changes
1=Update gain on 1st zero cross after gain
register write.
6
INPPGAMUTE
1
Mute control for input PGA:
0=Input PGA not muted, normal operation
1=Input PGA muted (and disconnected from
the following input BOOST stage).
5:0
INPPGAVOL
010000
Input PGA volume
000000 = -12dB
000001 = -11.25db
.
010000 = 0dB
.
111111 = 35.25dB
R32
ALC control 1
8
ALCSEL
0
ALC function select:
0=ALC off (PGA gain set by INPPGAVOL
register bits)
1=ALC on (ALC controls PGA gain)
Table 4 Input PGA Volume Control
AUXILIARY INPUT
An auxiliary input circuit (Figure 7) is provided which consists of an amplifier which can be configured
either as an inverting buffer for a single input signal or as a mixer/summer for multiple inputs with the
use of external resistors. The circuit is enabled by the register bit AUXEN.
-
+
VMID
AUX
20k
20k
AUXSW closed
when summing
multiple inputs
To INP PGA,
INP BOOST or
output MIXERS
AUXMODE
R44[3]
AUXSW
AUXOP
Figure 7 Auxiliary Input Circuit
The AUXMODE register bit controls the auxiliary input mode of operation:
In buffer mode (AUXMODE=0) the switch labelled AUXSW in Figure 7 is open and the signal at the
AUX pin will be buffered and inverted through the aux circuit using only the internal components.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com