| 전자부품 데이터시트 검색엔진 |
|
L9788 데이터시트(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9788 데이터시트(HTML) 42 Page - STMicroelectronics |
|
42 / 264 page ![]() Operation behavior L9788 42/264 DS12308 Rev 4 3.4 Smart reset circuit There are two Reset pins: 1. RSTN: reset pin linked to VDD5 supply; 2. RSTC: reset pin linked to VDDIO supply. 3.4.1 Smart reset RSTN pin The RSTN pin is an input/output active low. As output pin the Smart Reset circuit takes into account several events in the device in order to generate the proper reset signal at RSTN pin for the microcontroller and for portion of the internal logic as well. The RSTN in output (RSTN(OUT) is activated by the contributions described by the reset matrix and is intended as reset for the external microcontroller. The RSTN in input (RSTN(IN)) is filtered Trst_flt_RST and stops the internal logic as described in the reset matrix. The internal RSTN(OUT) has higher priority respect to the external RSTN(IN). The RSTN(IN) is masked until Tmsk_RSTN after RSTN(OUT) has been released. RSTN(OUT) and RSTN(IN) are recombined on the pad according to the scheme. Figure 14. Reset circuit The RSTN activates on the contributions specified by the reset matrix: Figure 15. Reset matrix GADG2511160825PS RSTN(OUT) RSTN(IN) RSTN pin 1 1 0 100μs GADG2511161010PS VDDIO RSTC LOGIC VDDIO uv = 0 pull up connected VDDIO uv = 1 pull up disconnected VDDIO uv = 0 LS OFF VDDIO uv = 1 LS ON |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |