| 전자부품 데이터시트 검색엔진 |
|
STA350B 데이터시트(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA350B 데이터시트(HTML) 84 Page - STMicroelectronics |
|
84 / 94 page ![]() Register description STA350B, STA350BW 84/94 DocID018572 Rev 7 In this case the user can decide, for each filter stage, the right coefficients range. Note that for a given biquad the same range will be applied to Left and Right (Channel 1 and Channel 2). The crossover biquad does not have the availability of this feature, maintaining the [-1;1) range unchanged. 8.24 Miscellaneous registers (address 0x4B, 0x4C) 8.24.1 Rate powerdown enable (RPDNEN) bit (address 0x4B, bit D7) In the STA350Bx, by default, the power-down pin and I2C power-down act on mute commands to perform the fadeout. This default can be changed so that the fadeout can be started using the master volume. The RPDNEN bit, when set, activates this feature. 8.24.2 Noise-shaping on DC cut filter enable (NSHHPEN) bit (address 0x4B, bit D6) Following the description in Section 8.22, this bit, when set, enables the noise-shaping technique on the DC cutoff filter. Channels 1 and 2 share the same settings. 8.24.3 Bridge immediate off (BRIDGOFF) bit (address 0x4B, bit D5) A fadeout procedure is started in the STA350Bx once the PWDN function is enabled. Independently from the fadeout time, after 13 million clock cycles (PLL internal frequency) the bridge is put in powerdown (tri-state mode). There is also the possibility to change this behavior so that the power bridge will be switched off immediately after the PWDN pin is tied to ground, without therefore waiting for the 13 million clock cycles. The BRIDGOFF bit, when set, activates this function. Obviously the immediate power-down will generate a pop noise at the output. therefore this procedure must be used only in case pop noise is not relevant in the application. Note that this feature works only for hardware PWDN assertion and not for a powerdown applied through the I2C interface. Refer to Section 8.24.5 in order to program a different number of clock cycles. D7 D6 D5 D4 D3 D2 D1 D0 RPDNEN NSHHPEN BRIDGOFF Reserved Reserved CPWMEN Reserved Reserved 0 0 00 01 0 0 D7 D6 D5 D4 D3 D2 D1 D0 Reserved Reserved Reserved PNDLSL[2] PNDLSL[1] PNDLSL[0] Reserved Reserved 0 0 00 00 0 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |