| 전자부품 데이터시트 검색엔진 |
|
CS47L35 데이터시트(PDF) 108 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS47L35 데이터시트(HTML) 108 Page - Cirrus Logic |
|
108 / 300 page ![]() 108 DS1085F3 CS47L35 4.6 Digital Audio Interface Figure 4-34. Typical AIF Connections In the general case, the digital audio interface uses four pins: • TXDAT: data output • RXDAT: data input • BCLK: bit clock, for synchronization • LRCLK: left/right data-alignment clock In Master Mode, the clock signals BCLK and LRCLK are outputs from the CS47L35. In Slave Mode, these signals are inputs, as shown in Section 4.6.1. The following interface formats are supported on AIF1–AIF3: • DSP Mode A. • DSP Mode B •I2S • Left-justified The left-justified and DSP-B formats are valid in Master Mode only (i.e., BCLK and LRCLK are outputs from the CS47L35). These modes cannot be supported in Slave Mode. The audio interface formats are described in Section 4.6.2. The bit order is MSB-first in each case; data words are encoded in 2’s complement format. Mono PCM operation can be supported using the DSP modes. Refer to Table 3-16 through Table 3-18 for signal timing information. Audio Interface 1 Audio Interface 2 Audio Interface 3 HDMI Device Baseband Processor Wireless Transceiver SLIMbus interface Applications Processor CS47L35 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |