| 전자부품 데이터시트 검색엔진 |
|
LSM6DSTX 데이터시트(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM6DSTX 데이터시트(HTML) 14 Page - STMicroelectronics |
|
14 / 175 page ![]() 4.4.2 I²C - inter-IC control interface Subject to general operating conditions for Vdd and Top. Table 6. I²C slave timing values Symbol Parameter I²C fast mode(1)(2) I²C fast mode plus(1)(2) Unit Min Max Min Max f(SCL) SCL clock frequency 0 400 0 1000 kHz tw(SCLL) SCL clock low time 1.3 0.5 µs tw(SCLH) SCL clock high time 0.6 0.26 tsu(SDA) SDA setup time 100 50 ns th(SDA) SDA data hold time 0 0.9 0 µs th(ST) START/REPEATED START condition hold time 0.6 0.26 tsu(SR) REPEATED START condition setup time 0.6 0.26 tsu(SP) STOP condition setup time 0.6 0.26 tw(SP:SR) Bus free time between STOP and START condition 1.3 0.5 Data valid time 0.9 0.45 Data valid acknowledge time 0.9 0.45 CB Capacitive load for each bus line 400 550 pF 1. Data based on standard I²C protocol requirement, not tested in production. 2. Data for I²C fast mode and I²C fast mode plus have been validated by characterization, not tested in production. Figure 7. I²C slave timing diagram tsu(SP) tw(SCLL) tsu(SDA) tsu(SR) th(ST) tw(SCLH) th(SDA) tw(SP:SR) START REPEATED START START STOP SDA SCL Note: Measurement points are done at 0.3·Vdd_IO and 0.7·Vdd_IO for both ports. LSM6DSTX Communication interface characteristics DS14039 - Rev 1 page 14/175 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |