| 전자부품 데이터시트 검색엔진 |
|
ADF4377 데이터시트(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4377 데이터시트(HTML) 21 Page - Analog Devices |
|
21 / 79 page ![]() Data Sheet ADF4377 THEORY OF OPERATION analog.com Rev. 0 | 21 of 79 INTRODUCTION A PLL is a complex feedback system that may conceptually be considered a frequency multiplier. The system multiplies the refer- ence input frequency (fREF) and produces a higher frequency on the clock output pins (fOUT). The PFD, charge pump, output divider, feedback divider, VCO, and external loop filter forms a feedback loop to accurately control the output frequency (see Figure 60). The reference divider or reference doubler is used to set the frequency resolution. Figure 60. PLL Loop Diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |