 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADP5140WACCZ-R7 데이터시트(PDF) 47 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5140WACCZ-R7 데이터시트(HTML) 47 Page - Analog Devices |
|
|
47 / 128 page  Data Sheet ADP5140 Rev. 0 | Page 47 of 128 tDR2 tHOLD tS4 tDR2 tS9 tDR2 tDR1 tDR1 tDR2 tS10 tDR1 tD tS2 tS11 tDR2 tDR1 tDR1 REGULATOR 6 REGULATOR 8 REGULATOR 3 SEQ REGULATOR 9 REGULATOR 4 VIN REGULATOR 7 REGULATOR 12 REGULATOR 11 REGULATOR 10 REGULATOR 5 REGULATOR 2 REGULATOR 1 RESET STATUS FAULT tS7 tS6 tS8 tS3 tS1 tS5 tS12 Figure 89. ADP5140 Power-Up Sequence Power-Down Sequence When the ADP5140 receives the SPI command to power off (power-down mode (SPI_CMD1)), all power rails turn off at the same time except for Regulator 2 and Regulator 5. Regulator 2 and Regulator 5 do not power off until the output voltage of Regulator 11 is below VMDW, as shown in Figure 90. If the input voltage on the AVIN pin is below the AVIN UVLO falling threshold or Regulator 11 is disabled, a fast discharge switch turns on in Regulator 11. The fast discharge switch is a 2 Ω MOSFET between the OUT11 pin and ground, and the gate driver comes from the OUT11 pin. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
