전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SPC584G80 데이터시트(PDF) 21 Page - STMicroelectronics

부품명 SPC584G80
상세설명  32-bit Power Architecture microcontroller for automotive ASIL-D applications
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC584G80 데이터시트(HTML) 21 Page - STMicroelectronics

Back Button SPC584G80 Datasheet HTML 17Page - STMicroelectronics SPC584G80 Datasheet HTML 18Page - STMicroelectronics SPC584G80 Datasheet HTML 19Page - STMicroelectronics SPC584G80 Datasheet HTML 20Page - STMicroelectronics SPC584G80 Datasheet HTML 21Page - STMicroelectronics SPC584G80 Datasheet HTML 22Page - STMicroelectronics SPC584G80 Datasheet HTML 23Page - STMicroelectronics SPC584G80 Datasheet HTML 24Page - STMicroelectronics SPC584G80 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 139 page
background image
DS11758 Rev 6
21/139
SPC584Gx, SPC58EGx, SPC58NGx
Electrical characteristics
21
4.3.1
Power domains and power up/down sequencing
The following table shows the constraints and relationships for the different power domains.
Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and
column is reporting ‘ok’. This limitation is valid during power-up and power-down phases, as
well as during normal device operation.
During power-up, all functional terminals are maintained in a known state as described in
the device pinout Microsoft Excel file attached to the IO_Definition document.
Table 6. PRAM wait states configuration
PRAMC WS
Clock Frequency (MHz)
1< 180
0< 120
Table 7. Device supply relation during power-up/power-down sequence
Supply2
VDD_LV
VDD_HV_IO_FLEX
VDD_HV_IO_MAIN
VDD_HV_FLA
VDD_HV_OSC
VDD_HV_ADV
VDD_HV_ADR
VDD_HV_IO_FLEX
ok
not allowed
ok
ok
VDD_LV(1)
ok
ok
ok
ok
VDD_HV_IO_MAIN
VDD_HV_FLA
VDD_HV_OSC
ok
ok
ok
ok
VDD_HV_ADV
ok
ok
not allowed
ok
VDD_HV_ADR
ok
ok
not allowed
not allowed
1. VDD_LV can be higher than VDD_HV supplies only during power-up/down transient ramps, in case of external LV regulator
and if VDD_HV supply voltage level is lower than VDD_LV allowed max operating condition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com